


### REMARKS/ARGUMENTS

Claims 7-10 are pending in the application; reexamination and reconsideration are hereby requested.

Claims 7-10 were previously allowed. However, applicants have recently become aware of further prior art as listed on the enclosed Information Disclosure Statement Form 1449. In particular, applicants note column 22, lines 24-30 of USP 5,707,486 describe a two-step plasma-enhanced deposition of oxide over aluminum interconnect lines with the first step at no bottom bias to deter sputtering of the aluminum. In contrast, Claims 7-10 require deposition over insulated gates; the low bias step is to prevent gate dielectric damage from the antenna effect.

Respectfully submitted,

  
Carlton H. Hoel  
Reg. No. 29,934  
Texas Instruments Incorporated  
PO Box 655474, M/S 3999  
Dallas, Texas 75265  
972.917.4365